

WE CLAIM:

1. A front-end unit for a processor, comprising:
an instruction cache system having an input for new addresses and an output for decoded instructions
- 5 an access filter coupled to the input for new addresses,
a segment builder having an input coupled to the instruction cache system's output, the segment builder to be disabled selectively by the access filter, and
a segment cache coupled to the segment builder.
2. The front-end unit of claim 1, wherein the instruction cache system comprises an instruction cache and an instruction decoding system coupled to the instruction cache.
3. The front-end unit of claim 2, wherein the instruction cache and the access filter are mutually integrated.
4. The front-end unit of claim 1, wherein the access filter comprises:
an address decoder,
a plurality of filter entries to store tag values, the filter entries coupled to the address decoder, and
a comparator coupled to an addressing input and to the filter entries.
5. A control method comprising, on a cache hit:
counting a number of accesses to a cache line that caused the hit,
if the count meets a predetermined threshold, enabling a segment builder,
20 building and storing instruction segments from an output of the segment builder.
6. The control method of claim 5, further comprising maintaining the segment builder in an unpowered state except in response to the cache hit.
7. The control method of claim 5, further comprising, if a hit also is registered in a segment cache, maintaining the segment builder disabled regardless of the count value.
- 25 8. The control method of claim 5, further comprising incrementing the count value and storing the incremented count value in the cache line.

- 15

16. A cache, comprising:
an address decoder;
a plurality of cache entries, each indexed by an output of the address decoder and comprising a tag field, a count field and a data field;
5 a threshold comparator coupled to the count fields, and
a incrementor coupled to the threshold comparator.
17. The cache of claim 16, further comprising:
a tag comparator coupled to the tag fields,
a transmission gate coupled to the incrementor and controlled by an output from
10 the tag comparator.
18. The cache of claim 16, further comprising an eviction unit, wherein data in a count field is reduced when the eviction unit identifies the count field's cache entry as a victim.
19. The cache of claim 16, further comprising
a plurality of ways and set, and
an eviction unit having an age matrix, wherein data in a count field is reduced
when the age matrix identifies data associated with the count field as being older than at
least half the data stores in same set of other ways.
20. The cache of claim 16, further comprising write control logic controlled by an
20 output of the tag comparator.
21. An access filter, comprising:
an address decoder;
a plurality of entries, each indexed by an output of the address decoder and comprising a tag field;
25 a tag comparator coupled to the tag fields.
22. The access filter of claim 21, further comprising:
a count field provided within each of the entries,
an incrementor coupled to the count fields, and
a threshold comparator coupled to the incrementor.

23. The access filter of claim 21, further comprising:
a count field provided within each of the entries,
a threshold comparator coupled to the count fields, and
an incrementor coupled to the incrementor.

5 24. The access filter of claim 21, further comprising a write controller coupled to an
output of the incrementor.

25. The access filter of claim 21, wherein an output of the tag comparator enables a
segment builder.

10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100